# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 


#### Abstract

General Description The MAX9173 quad low-voltage differential signaling (LVDS) line receiver is ideal for applications requiring high data rates, low power, and low noise. The MAX9173 is guaranteed to receive data at speeds up to $500 \mathrm{Mbps}(250 \mathrm{MHz})$ over controlled-impedance media of approximately $100 \Omega$. The transmission media can be printed circuit (PC) board traces or cables. The MAX9173 accepts four LVDS differential inputs and translates them to LVCMOS/LVTTL outputs. The MAX9173 inputs are high impedance and require an external termination resistor when used in a point-topoint connection. The device supports a wide common-mode input range of 0.05 V to $\mathrm{V}_{\mathrm{CC}}-0.05 \mathrm{~V}$, allowing for ground potential differences and common-mode noise between the driver and the receiver. A fail-safe feature sets the output high when the inputs are open, or when the inputs are undriven and shorted or undriven and parallel terminated. The EN and $\overline{E N}$ inputs control the high-impedance outputs. The enables are common to all four receivers. Inputs conform to the ANSI TIA/EIA-644 LVDS standard. The flow-through pinout simplifies board layout and reduces crosstalk by separating the LVDS inputs and LVCMOS/LVTTL outputs. The MAX9173 operates from a single 3.3 V supply, and is specified for operation from $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Refer to the MAX9121/ MAX9122 data sheet for lower jitter quad LVDS receivers with parallel fail-safe. Refer to the MAX9123 data sheet for a quad LVDS line driver with flowthrough pinout. The device is available in 16-pin TSSOP, SO, and space-saving thin QFN packages.


Applications
Digital Copiers
Laser Printers
Cellular Phone Base Stations
Network Switches/Routers
Backplane Interconnect
Clock Distribution
LCD Displays
Telecom Switching Equipment

Pin Configurations and Functional Diagram appear at end of data sheet.

Features

- Accepts LVDS and LVPECL Inputs
- Fully Compatible with DS90LV048A
- Low 1.0mA (max) Disable Supply Current
- In-Path Fail-Safe Circuitry
- Flow-Through Pinout Simplifies PC Board Layout Reduces Crosstalk
- Guaranteed 500Mbps Data Rate
- 400ps Pulse Skew (max)
- Conforms to ANSI TIA/EIA-644 LVDS Standard
- High-Impedance LVDS Inputs when Powered-Off
- Available in Tiny 3mm x 3mm QFN Package

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX9173EUE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 TSSOP |
| MAX9173ESE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 SO |
| MAX9173ETE | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 16 Thin QFN-EP ${ }^{* *}$ |

*Future product. Contact factory for availability.
${ }^{* *} E P=$ Exposed pad.
Typical Operating Circuit


## Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe

## ABSOLUTE MAXIMUM RATINGS

| Vcc to GND | 0.3 V to +4.0 V |
| :---: | :---: |
| IN_+, IN_- to GND .........................................-0.3V to +4.0V |  |
| OUT_, EN, EN to GND............................-0.3V to (VCC +0.3 V ) |  |
| Continuous Power Dissipation ( $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) |  |
| 16-Pin TSSOP (derate $9.4 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ).. 755 mW |  |
| 16-Pin SO (derate 8.7mW/ $/{ }^{\circ} \mathrm{C}$ above $\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}$ ) $\ldots . . . . . .696 \mathrm{~mW}$ |  |
| 16-Pin QFN (der | A $\left.=+70^{\circ} \mathrm{C}\right) . .1177 \mathrm{~mW}$ |

Junction Temperature ..................................................... $+150^{\circ} \mathrm{C}$
Storage Temperature Range ......................................... C to $+150^{\circ} \mathrm{C}$
ESD Protection (Human Body Model, IN_+, IN_-) ............ $\pm 7.0 \mathrm{kV}$
Lead Temperature (soldering, 10s) ................................. $300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## DC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{\mathrm{CC}}=3.0 \mathrm{~V}\right.$ to 3.6 V , differential input voltage $\mathrm{IV} \mathrm{ID}=0.1 \mathrm{~V}$ to 1.2 V , common-mode input voltage $\mathrm{V}_{\mathrm{CM}}=\operatorname{IV} \operatorname{ID} / 2 \mid$ to $\mathrm{V}_{C C}-\mathrm{IV}_{\mathrm{ID}} / 2 \mid$, outputs enabled, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{V}_{\mathrm{C}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{IV} \mathrm{ID}=0.2 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 1, 2)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LVDS INPUTS (IN_+, IN_-) |  |  |  |  |  |  |  |
| Differential Input High Threshold | $V_{\text {TH }}$ |  |  |  | -45 | 0 | mV |
| Differential Input Low Threshold | $\mathrm{V}_{\text {TL }}$ |  |  | -100 | -45 |  | mV |
| Input Current (Noninverting Input) | IIN_+ | Figure 1 |  | +0.5 | -2.5 | -5 | $\mu \mathrm{A}$ |
| Power-Off Input Current (Noninverting Input) | IIN_+OFF | $\mathrm{V}_{\text {IN_+ }}=0$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN_- }}=0$ to 3.6 V , <br> $V_{C C}=0$ or open (Figure 1) |  | -0.5 | 0 | +0.5 | $\mu \mathrm{A}$ |
| Input Current (Inverting Input) | lin_- | Figure 1 |  | -0.5 | +5.0 | +10 | $\mu \mathrm{A}$ |
| Power-Off Input Current (Inverting Input) | IIN_-OFF | $\mathrm{V}_{1 N_{-}+}=0$ to $3.6 \mathrm{~V}, \mathrm{~V}_{\text {IN_- }}=0$ to 3.6 V , $V_{C C}=0$ or open, Figure 1 |  | -0.5 | 0 | +0.5 | $\mu \mathrm{A}$ |
| LVCMOS/LVTTL OUTPUTS (OUT_) |  |  |  |  |  |  |  |
| Output High Voltage (Table 1) | VOH | $\mathrm{IOH}=-4.0 \mathrm{~mA}$ | Open, undriven short, or undriven parallel termination | 2.7 | 3.2 |  | V |
|  |  |  | $\mathrm{V}_{\mathrm{IL}}=0$ | 2.7 | 3.2 |  |  |
| Output Low Voltage | VOL | $\mathrm{IOL}=+4.0 \mathrm{~mA}, \mathrm{~V}_{\text {ID }}=-100 \mathrm{mV}$ |  |  | 0.1 | 0.25 | V |
| Output Short-Circuit Current | los | Vout_ = 0 (Note 3) |  | -45 | -77 | -120 | mA |
| Output High-Impedance Current | Ioz | Disabled, Vout_ $=0$ or $\mathrm{V}_{\text {CC }}$ |  | -1 |  | +1 | $\mu \mathrm{A}$ |
| LOGIC INPUTS (EN, $\overline{\text { EN }}$ ) |  |  |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\mathrm{IH}}$ |  |  | 2.0 |  | VCC | V |
| Input Low Voltage | VIL |  |  | 0 |  | 0.8 | V |
| Input Current | IIN | $\mathrm{V}_{1} \mathrm{~N}=$ high or low |  | -15 |  | +15 | $\mu \mathrm{A}$ |
| Input Clamp Voltage | $\mathrm{V}_{\mathrm{CL}}$ | $\mathrm{ICL}=-18 \mathrm{~mA}$ |  |  | -0.88 | -1.5 | V |
| POWER SUPPLY |  |  |  |  |  |  |  |
| Supply Current | IcC | Inputs open |  |  | 12 | 15 | mA |
| Disabled Supply Current | Iccz | Disabled, inputs open |  |  | 0.56 | 1.0 | mA |

# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

## AC ELECTRICAL CHARACTERISTICS

$\left(\mathrm{V}_{C C}=3.0 \mathrm{~V}\right.$ to $3.6 \mathrm{~V}, \mathrm{CL}^{2}=15 \mathrm{pF}$, IV ID $=0.2 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}$, and $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. Typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{T}_{\mathrm{A}}=$ $+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Notes 4-7)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Differential Propagation Delay High to Low | tPHLD | Figures 2 and 3 | 1.2 | 2.01 | 2.7 | ns |
| Differential Propagation Delay Low to High | tPLHD | Figures 2 and 3 | 1.2 | 2.07 | 2.7 | ns |
| Differential Pulse Skew ItpHLD - tPLHD | tSKD1 | Figures 2 and 3 (Note 8) |  | 60 | 400 | ps |
| Differential Channel-to-Channel Skew | tSKD2 | Figures 2 and 3 (Note 9) |  | 100 | 500 | ps |
| Differential Part-to-Part Skew | tskD3 | Figures 2 and 3 (Note 10) |  |  | 1 | ns |
|  | tSKD4 | Figures 2 and 3 (Note 11) |  |  | 1.5 |  |
| Rise Time | tTLH | Figures 2 and 3 |  | 0.66 | 1.0 | ns |
| Fall Time | tTHL | Figures 2 and 3 |  | 0.62 | 1.0 | ns |
| Disable Time High to Z | tpHz | $R \mathrm{~L}=2 \mathrm{k} \Omega$, Figures 4 and 5 |  | 9.5 | 14 | ns |
| Disable Time Low to Z | tPLZ | $R \mathrm{~L}=2 \mathrm{k} \Omega$, Figures 4 and 5 |  | 9.5 | 14 | ns |
| Enable Time Z to High | tpZH | $\mathrm{RL}=2 \mathrm{k} \Omega$, Figures 4 and 5 |  | 3 | 14 | ns |
| Enable Time Z to Low | tPZL | $R \mathrm{~L}=2 \mathrm{k} \Omega$, Figures 4 and 5 |  | 3 | 14 | ns |
| Maximum Operating Frequency | $f_{\text {max }}$ | All channels switching (Note 12) | 250 |  |  | MHz |

Note 1: Current into a pin is defined as positive. Current out of a pin is defined as negative. All voltages are referenced to ground except $\mathrm{V}_{\mathrm{TH}}, \mathrm{V}_{\mathrm{TL}}$, and $\mathrm{V}_{\mathrm{ID}}$.
Note 2: Devices are $100 \%$ production tested at $T_{A}=+25^{\circ} \mathrm{C}$ and are guaranteed by design for $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ as specified.
Note 3: Short only one output at a time. Do not exceed the absolute maximum junction temperature specification.
Note 4: AC parameters are guaranteed by design and characterization.
Note 5: $\quad C_{L}$ includes scope probe and test jig capacitance.
Note 6: Pulse generator output conditions: $\mathrm{t}_{\mathrm{R}}=\mathrm{tF}_{\mathrm{F}}<1 \mathrm{~ns}$ ( $0 \%$ to $100 \%$ ), frequency $=250 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{VOH}=1.3 \mathrm{~V}, \mathrm{VOL}=$ 1.1V. High-impedance delay pulse generator output conditions: $\mathrm{t}_{\mathrm{R}}=\mathrm{t}_{\mathrm{F}}<3 \mathrm{~ns}$ ( $0 \%$ to $100 \%$ ), frequency $=1 \mathrm{MHz}, 50 \%$ duty cycle, $\mathrm{V}_{\mathrm{OH}}=3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{OL}}=0$.
Note 7: Propagation delay and differential pulse skew decrease when |VIDI is increased from 200 mV to 400 mV . Skew specifications apply for $200 \mathrm{mV} \leq\left|\mathrm{V}_{\mathrm{ID}}\right| \leq 1.2 \mathrm{~V}$ over the common-mode range $\mathrm{V}_{\mathrm{CM}}=\left|\mathrm{V}_{\mathrm{ID}}\right| / 2$ to $\mathrm{V}_{\mathrm{CC}}-\left|\mathrm{V}_{\mathrm{ID}}\right| / 2$.
Note 8: tSKD1 is the magnitude of the difference of differential propagation delays in a channel. tSKD1 $=\mid$ tPHLD - tpLHD $\mid$.
Note 9: $\quad$ SSKD2 is the magnitude of the difference of the TPLHD or tPHLD of one channel and the tPLHD or tPHLD of any other channel on the same part.
Note 10: tSKD3 is the magnitude of the difference of any differential propagation delays between parts operating over rated conditions at the same $\mathrm{V}_{\mathrm{CC}}$ and within $5^{\circ} \mathrm{C}$ of each other.
Note 11: tSKD4 is the magnitude of the difference of any differential propagation delays between parts operating over rated conditions.
Note 12: $60 \%$ to $40 \%$ duty cycle, $\mathrm{V}_{\mathrm{OL}}=0.4 \mathrm{~V}(\max ), \mathrm{VOH}=2.7 \mathrm{~V}(\mathrm{~min})$, load $=15 \mathrm{pF}$.

## Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe

## Typical Operating Characteristics

$\left(V_{C C}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CM}}=1.2 \mathrm{~V}, \mathrm{IV} \operatorname{ID}=0.2 \mathrm{~V}, \mathrm{f}=100 \mathrm{MHz}\right.$, input rise and fall time $=1 \mathrm{~ns}(0 \%$ to $100 \%), \mathrm{CL}=15 \mathrm{pF}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Figures 2 and 3)


OUTPUT SHORT-CIRCUIT CURRENT vs. SUPPLY VOLTAGE



SUPPLY CURRENT vs. TEMPERATURE


OUTPUT HIGH-IMPEDANCE CURRENT vs. SUPPLY VOLTAGE


DIFFERENTIAL PROPAGATION DELAY vs. SUPPLY VOLTAGE


DIFFERENTIAL THRESHOLD VOLTAGE


OUTPUT HIGH VOLTAGE vs. SUPPLY VOLTAGE


DIFFERENTIAL PROPAGATION DELAY vs. TEMPERATURE


# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

## Typical Operating Characteristics (continued)

$\left(\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V} \mathrm{CM}=1.2 \mathrm{~V}, \mathrm{IV} \operatorname{ID}=0.2 \mathrm{~V}, \mathrm{f}=100 \mathrm{MHz}\right.$, input rise and fall time $=1 \mathrm{~ns}(0 \%$ to $100 \%), \mathrm{C}_{\mathrm{L}}=15 \mathrm{pF}$, and $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Figures 2 and 3)


DIFFERENTIAL PULSE SKEW
vs. SUPPLY VOLTAGE


DIFFERENTIAL PULSE SKEW vs. INPUT TRANSITION TIME


# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

| PIN |  | NAME | FUNCTION |
| :---: | :---: | :---: | :---: |
| TSSOP/SO | QFN |  |  |
| 1 | 15 | IN1- | Inverting Differential Receiver Input for Receiver 1 |
| 2 | 16 | IN1+ | Noninverting Differential Receiver Input for Receiver 1 |
| 3 | 1 | IN2+ | Noninverting Differential Receiver Input for Receiver 2 |
| 4 | 2 | IN2- | Inverting Differential Receiver Input for Receiver 2 |
| 5 | 3 | IN3- | Inverting Differential Receiver Input for Receiver 3 |
| 6 | 4 | IN3+ | Noninverting Differential Receiver Input for Receiver 3 |
| 7 | 5 | IN4+ | Noninverting Differential Receiver Input for Receiver 4 |
| 8 | 6 | IN4- | Inverting Differential Receiver Input for Receiver 4 |
| 9, 16 | 7, 14 | $\overline{\mathrm{EN}}, \mathrm{EN}$ | Receiver Enable Inputs. When $\mathrm{EN}=$ high and $\overline{\mathrm{EN}}=$ low or open, the outputs are active. For other combinations of EN and EN, the outputs are disabled and in high impedance. |
| 10 | 8 | OUT4 | LVCMOS/LVTTL Receiver Output for Receiver 4 |
| 11 | 9 | OUT3 | LVCMOS/LVTTL Receiver Output for Receiver 3 |
| 12 | 10 | GND | Ground |
| 13 | 11 | VCC | Power-Supply Input. Bypass $\mathrm{V}_{\mathrm{CC}}$ to GND with $0.1 \mu \mathrm{~F}$ and $0.001 \mu \mathrm{~F}$ ceramic capacitors. Place the smaller value cap as close to the pin as possible. |
| 14 | 12 | OUT2 | LVCMOS/LVTTL Receiver Output for Receiver 2 |
| 15 | 13 | OUT1 | LVCMOS/LVTTL Receiver Output for Receiver 1 |
| - | Exposed Pad | EP | Exposed Pad. Solder to ground plane for proper heat dissipation. |

Table 1. Input/Output Function Table

| ENABLES |  | INPUTS | OUTPUT |
| :---: | :---: | :---: | :---: |
| EN | $\overline{\text { EN }}$ | (IN_+) - (IN--) | OUT_ |
| H | L or open | $\mathrm{V}_{\text {ID }} \geq 0$ | H |
|  |  | $\mathrm{V}_{\text {ID }} \leq-100 \mathrm{mV}$ | L |
|  |  | Open, undriven short, or undriven parallel termination | H |
| All other combinations of ENABLE pins |  | Don't care | Z |

## Detailed Description

LVDS is a signaling method intended for point-to-point communication over a controlled-impedance medium as defined by the ANSI TIA/EIA-644 and IEEE 1596.3 standards. LVDS uses a lower voltage swing than other common communication standards, achieving higher data rates with reduced power consumption while reducing EMI and system susceptibility to noise.
The MAX9173 is a 500 Mbps , four-channel LVDS receiver intended for high-speed, point-to-point, low-power applications. Each channel accepts an LVDS input and
translates it to an LVTTL/LVCMOS output. The receiver is specified to detect differential signals as low as 100 mV and as high as 1.2 V within an input voltage range of 0 to $\mathrm{V}_{\mathrm{CC}}$. The 250 mV to 400 mV differential output of an LVDS driver is nominally centered around a 1.2 V offset. This offset, coupled with the receiver's 0 to VCC input voltage range, allows more than $\pm 1 \mathrm{~V}$ shift in the signal (as seen by the receiver). This allows for a difference in ground references of the transmitter and the receiver, the common-mode effects of coupled noise, or both.

# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

The MAX9173 fail-safe drives the receiver output high when the differential input is:

- Open
- Undriven and shorted
- Undriven and terminated

Without fail-safe, differential noise at the input may switch the receiver and appear as data to the receiving system. An open input occurs when a cable and termination are disconnected. An undriven, terminated input occurs when a cable is disconnected with the termination still connected across the receiver inputs or when the driver of a receiver is in high impedance. An undriven, shorted input can occur due to a shorted cable.
"In-Path" vs, "Parallel" Fail-Safe
The MAX9173 has in-path fail-safe that is compatible with in-path fail-safe receivers, such as the DS90LV048A. Refer to the MAX9121/MAX9122 data sheet for pin-compatible receivers with parallel fail-safe and lower jitter. Refer to the MAX9130 data sheet for a single LVDS receiver with parallel fail-safe in an SC70 package.
The MAX9173 with in-path fail-safe is designed with a +45 mV input offset voltage, a $2.5 \mu \mathrm{~A}$ current source between $V_{C C}$ and the noninverting input, and a $5 \mu \mathrm{~A}$ current sink between the inverting input and ground (Figure 1). If the differential input is open, the $2.5 \mu \mathrm{~A}$ current source pulls the input to approximately VCC 0.8 V and the $5 \mu \mathrm{~A}$ current sink pulls the inverting input to ground, which drives the receiver output high. If the differential input is shorted or terminated with a typical value termination resistor, the +45 mV offset drives the receiver output high. If the input is terminated and floating, the receiver output is driven high by the +45 mV offset, and the $2: 1$ current sink to current source ratio $(5 \mu \mathrm{~A}: 2.5 \mu \mathrm{~A})$ pulls the inputs to ground. This can be an advantage when switching between drivers on a multipoint bus because the change in common-mode voltage from ground to the typical driver offset voltage of 1.2 V is not as much as the change from $\mathrm{V}_{\mathrm{CC}}$ to 1.2 V (parallel fail-safe pulls the bus to $\mathrm{V}_{\mathrm{C}}$ ).

## ESD Protection

ESD-protection structures are incorporated on all pins to protect against electrostatic discharges encountered during handling and assembly. The receiver inputs of the MAX9173 have $\pm 7.0 \mathrm{kV}$ of protection against static electricity (per Human Body Model).
Figure 6a shows the Human Body Model, and Figure 6 b shows the current waveform it generates when discharged into a low-impedance load. This model con-


Figure 1. Input with Fail-Safe Network
sists of a 100pF capacitor charged to the ESD test voltage, which is then discharged into the test device through a $1.5 \mathrm{k} \Omega$ resistor.

## Applications Information

## Differential Traces

Input trace characteristics affect the performance of the MAX9173. Use controlled-impedance board traces. For point-to-point connections, match the receiver input termination resistor to the differential characteristic impedance of the board traces.
Eliminate reflections and ensure that noise couples as common mode by running the differential traces close together. Reduce skew by matching the electrical length of the traces. Excessive skew can result in a degradation of magnetic field cancellation.
Each channel's differential signals should be routed close to each other to cancel their external magnetic field. Maintain a constant distance between the differential traces to avoid discontinuities in differential impedance. Minimize the number of vias to further prevent impedance discontinuities.

Cables and Connectors
LVDS transmission media typically have controlled differential impedance of $100 \Omega$. Use cables and connectors that have matched differential impedance to minimize impedance discontinuities.
Avoid the use of unbalanced cables such as coaxial cable. Balanced cables such as twisted pair offer superior signal quality and tend to generate less EMI due to magnetic field canceling effects. Balanced cables pick up noise as common mode, which is rejected by the LVDS receiver.

# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

Termination
The MAX9173 requires an external termination resistor. The termination resistor should match the differential impedance of the transmission line. Termination resistance values may range between $90 \Omega$ to $132 \Omega$, depending on the characteristic impedance of the transmission medium.
When using the MAX9173, minimize the distance between the input termination resistors and the MAX9173 receiver inputs. Use 1\% surface-mount resistors.

## Board Layout

In general, separate the LVDS inputs from single-ended outputs to reduce crosstalk. Take special care when routing traces with the QFN package. Ideally, the LVDS
inputs should be separated by $180^{\circ}$ from the LVTTL/LVCMOS outputs to reduce crosstalk.
For LVDS applications, a four-layer PC board that provides separate layers of power, ground, LVDS inputs, and output signals is recommended. When using the QFN package, solder the exposed pad (EP) to the ground plane using an array of vias for proper heat dissipation.

## Chip Information

TRANSISTOR COUNT: 1462
PROCESS: CMOS

*50 $\Omega$ REQUIRED FOR PULSE GENERATOR.

Figure 2. Propagation Delay and Transition Time Test Circuit


Figure 3. Propagation Delay and Transition Time Test Waveforms

# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 



CLINCLUDES LOAD AND TEST JIG CAPACITANCE.
$S_{1}=V_{C C}$ FOR tpzL AND tpLZ MEASUREMENTS
$S_{1}=$ GND FOR tpzH AND tphz MEASUREMENTS

Figure 4. High-Impedance Delay Test Circuit


Figure 5. High-Impedance Delay Waveforms


Figure 6a. Human Body ESD Test Modules


Figure 6b. Human Body Current Waveform

## Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe



Functional Diagram


# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

Package Information
(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
NOTES:

1. DIMENSIDNS D AND E Do not include flash
2. MLLD FLASH GR PRDTRUSIDNS NDT TI EXCEED 0.15 mm PER SIDE
3. CDNTROLLING DIMENSIDN: MILLIMETER

4. MEETS JEDEC OUTLINE MD-153. SEE JEDEC VARIATIUNS TABLE
5. "N" REFERS TD NUMBER DF LEADS
6. THE LEAD TIPS MUST LIE WITHIN A SPECIFIED ZONE. THIS TQLERANCE ZDNE IS DEFINED BY TWD PARALLEL PLANES. DNE PLANE IS THE SEATING PLANE, DATUM [-C-]; THE OTHER PLANE IS AT THE SPECIFIED DISTANCE FRDM [-C-] IN THE DIRECTIDN INDICATED

PRIPRIETARY INFIRMATION
PACKAGE ZUTLINE, TSSOP 4.40 mm BLDY

| APPRIVAL | $\begin{aligned} & \text { MENT CONTROL. NO. } \\ & 21-0066 \end{aligned}$ | $\stackrel{\text { REV. }}{\text { F }}$ |
| :---: | :---: | :---: |

## Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)


# Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe 

## Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

| PKG | 12L 3x3 |  |  | 16L 3x3 |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| REF. | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |  |
| A | 0.70 | 0.75 | 0.80 | 0.70 | 0.75 | 0.80 |  |
| b | 0.20 | 0.25 | 0.30 | 0.20 | 0.25 | 0.30 |  |
| D | 2.90 | 3.00 | 3.10 | 2.90 | 3.00 | 3.10 |  |
| E | 2.90 | 3.00 | 3.10 | 2.90 | 3.00 | 3.10 |  |
| e | 0.50 BSC. |  |  | 0.50 BSC. |  |  |  |
| L | 0.45 | 0.55 | 0.65 | 0.30 | 0.40 | 0.50 |  |
| N | 12 |  |  | 16 |  |  |  |
| ND | 3 |  |  |  | 4 |  |  |
| NE | 3 |  |  |  | 4 |  |  |
| A1 | 0 | 0.02 | 0.05 | 0 | 0.02 | 0.05 |  |
| A2 | 0.20 REF |  |  | 0.20 REF |  |  |  |
| k | 0.25 | - | - | 0.25 | - | - |  |


| EXPOSED PAD VARIATIONS |  |  |  |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| PKG. <br> CODES | D2 |  |  | E2 |  |  | JIN ID | JEDEC |
|  | MIN. | NOM. | MAX. | MIN. | NOM. | MAX. |  |  |
| T1233-1 | 0.95 | 1.10 | 1.25 | 0.95 | 1.10 | 1.25 | $0.35 \times 45^{\circ}$ | WEED-1 |
| T1633-1 | 0.95 | 1.10 | 1.25 | 0.95 | 1.10 | 1.25 | $0.35 \times 45^{\circ}$ | WEED-2 |
| T1633F-3 | 0.65 | 0.80 | 0.95 | 0.65 | 0.80 | 0.95 | $0.225 \times 45^{\circ}$ | - |

Notes:

1. DIMENSIONING \& TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. NIS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL\#1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETALL OF TERMINAL \#1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL \#1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
S. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINALTIP.
5. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY. 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
6. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
7. DRAWING CONFORMS TO JEDEC MO220 REVISION C.


TTTLE: PACKAGE OUTLINE
12 \& 16L, QFN THIN, $3 \times 3 \times 0.8 \mathrm{~mm}$

| APPROVAL | ROCUMENT CONTROL NO. |  |  |
| :--- | :---: | :---: | :---: |
|  | $21-0136$ | C | $2 / 2$ |

## Quad LVDS Line Receiver with Flow-Through Pinout and "In-Path" Fail-Safe

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)
 NOTES:

1. D\&E DO NOT INCLUDE MOLD FLASH.
2. MOLD FLASH OR PROTRUSIONS NOT TO EXCEED 0.15 mm (.O06").
3. LEADS TO BE COPLANAR WITHIN 0.10 mm (.004").
4. CONTROLLING DIMENSION: MILLIMETERS.
5. MEETS JEDEC MSO12.
6. $N=$ NUMBER OF PINS.

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| TTTLE: |  |  |  |
| PACKAGE OUTLINE, .150" SOIC |  |  |  |
| PPROVAL | DOCUMENT CONTROL NO. <br> $21-0041$ | B | 1/1 |

